

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO.      | FILING DATE     | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO.     | CONFIRMATION NO. |
|----------------------|-----------------|----------------------|-------------------------|------------------|
| 10/661,562           | 09/15/2003      | Hsiao-Ping Chu       | СНИН3003/ЕМ             | 1802             |
| 23364                | 7590 08/09/2005 |                      | EXAMINER                |                  |
| BACON & THOMAS, PLLC |                 |                      | NGUYEN, JOSEPH H        |                  |
| 625 SLATER           | S LANE          |                      |                         |                  |
| FOURTH FLOOR         |                 |                      | ART UNIT                | PAPER NUMBER     |
| ALEXANDRIA, VA 22314 |                 |                      | 2815                    |                  |
|                      |                 |                      | DATE MAILED: 08/09/2005 |                  |

Please find below and/or attached an Office communication concerning this application or proceeding.

|   | Application No.   | Applicant(s)   |
|---|---|--|
| Office Antique Comment  | 10/661,562  | CHU, HSIAO-PING (6W)   |
| Office Action Summary   | Examiner  | Art Unit   |
| ·   | Joseph Nguyen   | 2815   |
| The MAILING DATE of this communication ap<br>Period for Reply   | pears on the cover sheet with the   | correspondence address   |
| A SHORTENED STATUTORY PERIOD FOR REPL<br>THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a rep If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). | 136(a). In no event, however, may a reply be ti<br>oly within the statutory minimum of thirty (30) da<br>will apply and will expire SIX (6) MONTHS fror<br>e, cause the application to become ABANDON | imely filed  ys will be considered timely.  n the mailing date of this communication.  ED (35 U.S.C. § 133). |
| Status  |   |  |
| 1) Responsive to communication(s) filed on 15.  | lune 2005.  |  |
| 2a)⊠ This action is FINAL. 2b)☐ Thi   | s action is non-final.  | •  |
| 3) Since this application is in condition for allows<br>closed in accordance with the practice under  | ·   |  |
| Disposition of Claims   |   |  |
| 4) ☐ Claim(s) 1-8 is/are pending in the application. 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-4 is/are rejected. 7) ☐ Claim(s) 5-8 is/are objected to. 8) ☐ Claim(s) are subject to restriction and/a   | awn from consideration.   |  |
| Application Papers  |   |  |
| 9) ☐ The specification is objected to by the Examin 10) ☑ The drawing(s) filed on 15 September 2003 is.  Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) ☐ The oath or declaration is objected to by the Examin  | /are: a)⊠ accepted or b)⊡ obje<br>e drawing(s) be held in abeyance. Se<br>ction is required if the drawing(s) is o  | ee 37 CFR 1.85(a).<br>bjected to. See 37 CFR 1.121(d).   |
| Priority under 35 U.S.C. § 119  |   |  |
| 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureat * See the attached detailed Office action for a list  | nts have been received.<br>Its have been received in Applica<br>Drity documents have been receiven<br>The au (PCT Rule 17.2(a)).  | tion No<br>ved in this National Stage  |
| Attachment(s)   |   |  |
| 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date   | 4) Interview Summar Paper No(s)/Mail [ 5) Notice of Informal 6) Other:  |  |

Application/Control Number: 10/661,562

Art Unit: 2815

### **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-4 are rejected under 35 U.S.C. 102(e) as being anticipated by Chen et al.

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

Regarding claim 1, Chen et al. discloses in figure 13a a chip diode for surface mounting comprising a first type semiconductor 11 (col. 3, lines 48-49) having a predetermined depth formed on a first surface of a semiconductor wafer by diffusion; a second type semiconductor 10 (col. 3, line 48) having a predetermined depth formed on a second surface of a semiconductor wafer by diffusion wherein the second type semiconductor is different from the first type semiconductor and the second surface is

Art Unit: 2815

opposite the first surface; a plurality of diodes formed on each of the first and the second surfaces of the semiconductor wafer (col. 3, line 19); a plurality of first insulation layers 35 (col. 5, lines 2-3) formed on the diodes at the first surface of the semiconductor wafer for diving the semiconductor wafer into two separated and insulated portions; a plurality of first conductive metal layers 13 (col. 4, line 3) coated on a central portion of the semiconductor wafer as a first conductive terminal for soldering; and a plurality of second conductive metal layers 41 (col. 5, lines 19-20) on an edge of the semiconductor wafer and extended to sides of the second type semiconductor on the second surface of the semiconductor wafer to be in communication therewith as a second conductive terminal for soldering.

Page 3

Regarding claim 2, Chen et al. discloses in figure 13a at least one layer 41 of conductive metal on a first surface of the diodes corresponding to a central portion of the semiconductor wafer. Note that the phrase "each of the first and the second conductive metal layers is formed by chemically plating" is merely product by process and therefore does not structurally distinguish from Chen et al.

Regarding claim 3, Chen et al. discloses in figures 9 a plurality of parallel, spaced first grooves 33 and second grooves 32 formed on the first type semiconductor at the first surface of the diodes along X and Y axes (col. 4, lines 50-60), each of the first grooves and the second grooves being penetrated through the first type semiconductor into the second type semiconductor formed by sintering (col. 5, lines 1-2). Chen et al. further discloses on figures 10 a plurality of first insulation layers 35, 36 (col. 5, lines 2-3) in the first and the second grooves, the first insulation layers being

adapted to separate and insulate the first type semiconductor from the second type semiconductor at both sides.

Note that figures 9 and 10 show steps of the manufacturing process of the structure shown in figure 13a. Therefore, figures 9, 10 and 13a are used to illustrate one embodiment.

Regarding claim 4, Chen et al. discloses in figure 13a the first insulation layers are glass insulation layers formed by sintering glass plasma (col. 5, lines 2-3).

# Allowable Subject Matter

Claims 5-8 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

## Response to Arguments

Applicant's arguments filed on 06/15/2005 have been fully considered but they are not persuasive.

With respect to claim 1, applicant argues that the claimed diode comprises p+ and n+ semiconductors having a predetermined depth formed on the top and bottom surfaces of a semiconductor wafer and the cross sectional structures of the semiconductors are symmetrical in X and Y axes, which are different from those of Chen et al. having unsymmetrical structures in X and Y axes. However, this feature is not recited in the claim and therefore is not patentably distinguishable from Chen et al.

Further, applicant argues while the two soldered conductive terminals 15 and 16 of Chen et al. are at two opposite sides on the same surface of the diodes 50, one of the conductive terminals of the claimed invention is located at the central position on one surface of each diode and the other conductive terminals are located at two opposite sides on the same surface. However, Chen clearly discloses in figure 13a a plurality of first conductive metal layers 13 (col. 3, line 66) are coated on a central portion of the semiconductor wafer as a first conductive terminal for soldering; and a plurality of second conductive metal layers 41 (col. 5, line 18) are coated on an edge of the semiconductor wafer and extended to sides of the second type semiconductor on the second surface (opposite side) of the wafer to be in communication therewith as a second conductive terminal for soldering (col. 5, lines 18-22). As such, Chen et al. teaches all the features as recited in the claim.

Page 5

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

Application/Control Number: 10/661,562 Page 6

Art Unit: 2815

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph Nguyen whose telephone number is (571) 272-1734. The examiner can normally be reached on Monday-Friday, 7:30 am- 4:30 pm. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306 for regular communications.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JN August 4, 2005.

TOM THOMAS
SUPERVISORY PATENT EXAMINER